Wire: Difference between revisions

276 bytes added ,  31 December 2020
no edit summary
m (links)
No edit summary
Line 174: Line 174:
[[File:NANDgate.png|left]]
[[File:NANDgate.png|left]]
The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON.
The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON.
Oddly enough, no corresponding NOR gate for OR is provided. NAND being provided at all may just be a demonstration of [[NAND logic]]; perhaps, if CC2 development were slightly different, we would've ended up with only NOR gates, as a separate demonstration of [[NOR logic]].


{| class="wikitable"
{| class="wikitable"
trusted-editors
331

edits