You are not logged in. While you can edit without logging in,
your IP address will be recorded publicly, along with the time and date, in
this page's history. It is sometimes possible for others to identify you with this information.
Creating an account will conceal your IP address and provide you with many other benefits. Messages sent to your IP can be viewed on
your talk page.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision |
Your text |
Line 174: |
Line 174: |
| [[File:NANDgate.png|left]] | | [[File:NANDgate.png|left]] |
| The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON. | | The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON. |
|
| |
| The point of including a NAND gate when an inverter can simply be placed after a regular AND gate, aside from speed and compactness, may be to demonstrate [http://en.wikipedia.org/wiki/NAND_logic NAND logic]: all other logic gates can be constructed with only combinations of NAND gates. Its inclusion over a NOR gate would be arbitrary, as similar [http://en.wikipedia.org/wiki/NOR_logic NOR logic] exists.
| |
|
| |
|
| {| class="wikitable" | | {| class="wikitable" |