Please create an account or Login! Have fun!

Wire: Difference between revisions

Jump to navigation Jump to search
10 bytes removed ,  1 January 2021
no edit summary
No edit summary
No edit summary
 
Line 175: Line 175:
The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON.
The '''NAND gate''' accepts two inputs. It is generally equivalent to an AND gate immediately followed by an inverter. If both input signals are ON, the output signal will be OFF. Otherwise, the output signal will be ON.


The point of including a NAND gate when an inverter can simply be placed after a regular AND gate, aside from speed and compactness, may be to demonstrate [http://en.wikipedia.org/wiki/NAND_logic NAND logic]: all other logic gates can be constructed with only combinations of NAND gates. However, its inclusion over a NOR gate is rather arbitrary, as similar [http://en.wikipedia.org/wiki/NOR_logic NOR logic] exists.
The point of including a NAND gate when an inverter can simply be placed after a regular AND gate, aside from speed and compactness, may be to demonstrate [http://en.wikipedia.org/wiki/NAND_logic NAND logic]: all other logic gates can be constructed with only combinations of NAND gates. Its inclusion over a NOR gate would be arbitrary, as similar [http://en.wikipedia.org/wiki/NOR_logic NOR logic] exists.


{| class="wikitable"
{| class="wikitable"
trusted-editors
331

edits

Navigation menu